



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/752,796	12/29/2000	Adi Yoaz	42390P9574	9366

7590 05/04/2004
BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN LLP
Seventh Floor
12400 Wilshire Boulevard
Los Angeles, CA 90025

EXAMINER

GERSTL, SHANE F

ART UNIT	PAPER NUMBER
----------	--------------

2183

DATE MAILED: 05/04/2004

7

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary

Application No.

09/752,796

Applicant(s)

YOA ET AL.

Examiner

Shane F Gerstl

Art Unit

2183

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 17 February 2004.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-26 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1-26 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☒ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 17 February 2004 is/are: a) ☐ accepted or b) ☒ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. _____.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- 1) ☒ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) ☐ Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)
Paper No(s)/Mail Date _____
- 4) ☐ Interview Summary (PTO-413)
Paper No(s)/Mail Date. _____
- 5) ☐ Notice of Informal Patent Application (PTO-152)
- 6) ☐ Other: _____

DETAILED ACTION

1. Claims 1-26 have been examined.

Papers Received

2. Receipt is acknowledged of amendment paper submitted, where the paper has been placed of record in the file.
3. The specification objections, claim objections, and 35 U.S.C. 112 (2) claim rejections set forth in the action mailed 11 December 2003 have all been overcome by the filed amendment and persuasive arguments therein and are thus withdrawn.

Drawings

4. The examiner objects to the amended drawings and would like to warn Applicant's representative that the drawing amendments are not completely in conformance with 37 CFR 1.21, however rather than simply send a notice of non-compliance, the examiner has chosen to examine the amendment on the merits in order to speed along prosecution. First, the drawing amendments include only a marked up copy showing changes and do not include true replacement figures. The included amendment practice flyer shows that in addition to replacement figures, a marked-up copy (such as that submitted by Applicant's representative) may accompany the replacement copy. Also, the flyer points out that the replacement copy must be labeled "Replacement Sheet" and the annotated copy must be labeled "Annotated Marked-up Drawings."
5. The modifications suggested by the annotated drawings would effectively remove the examiner's objections to the claims if submitted in proper form.

Claim Objections

6. Claim 19 is objected to because of the following informalities: the line that reads "...with store instruction..." would be better written as "...with the store instruction..." so that correct grammar is used.

Appropriate correction is required.

Claim Rejections - 35 USC § 112

7. The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

8. Claims 19-26 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

9. Claims 19 and 20 recite the limitation "the load instruction". There is insufficient antecedent basis for this limitation in the claim. There is an instruction, which may be a load, and a set of load instructions that are defined, but it cannot be determined which of these possible load instructions is being referred to.

10. Claims 23 and 24 recite the limitation "the load operation". There is insufficient antecedent basis for this limitation in the claim. There is an operation, which may be a load, and a set of load operations that are defined, but it cannot be determined which of these possible load operations is being referred to.

Art Unit: 2183

11. Claim 24 recites the limitation "the load instruction". There is insufficient antecedent basis for this limitation in the claim. No instructions have been defined in this set of claims, only operations.

Claim Rejections - 35 USC § 103

12. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

13. Claims 1-18 are rejected under 35 U.S.C. 103(a) as being unpatentable over Kahle (5,467,473) in view of Yoaz (5,987,595) and further in view of Lipasti (On the Value Locality of Store Instructions).

14. In regard to claim 1,

a. Kahle discloses an apparatus comprising:

- i. A processing section (figure 1);
- ii. an extended load buffer; Figure 5 gives a layout of a load queue which is also a buffer.
- iii. a marking processing section; Figure 6, shows in step 4 that a load program number is placed or marked into the load queue (extended load buffer). Therefore a marking unit must exist to perform this marking.

- iv. a comparing processing section; Figure 6, step 6 and column 2, lines 56-59 show that a store address is compared to the load addresses of the load buffer. For this comparison to take place a comparison unit must exist.
 - v. and a recovery processing section; Figure 6, steps 9 and 10 and column 3, lines 4-11 show that a load instruction must be placed in original order and reexecuted. It is shown that this is because of a conflict that exists and therefore original order must be recovered. This must be accomplished with a recovery unit.
 - vi. wherein unexecuted load instructions are advanced over silent store instructions. Column 2, lines 56-59 show that load instructions are executed out of order ahead of a store. Since load instructions can be advanced past any store, they will also be advanced past silent stores.
- b. Kahle does not disclose a predictor having a collision history table (CHT), said predictor for predicting silent store instructions, and that the processing section is coupled to the predictor.
- c. Yoaz has disclosed a predictor having a collision history table (CHT) (figure 3, element 88). Column 3, lines 50-52 show that the CHT is used for predicting and thus is part a predictor along with the control unit (figure 3, element 102). Figure 3 shows that the CHT or predictor is coupled to a recorder buffer, 94, using some control logic. Column 6, lines 35-36, shows that this buffer holds entries for load instructions. Yoaz has disclosed in column 3, lines

50-60 that the predictor is used for predicting load instructions so that loads can be executed ahead of stores. Lipasti discusses the notion of a silent store on page 183, column 2, last paragraph. It has the same definition as given by the applicant. Lipasti has shown on page 184, column 1, a set of prediction tables, each of which are store predictors. Lipasti does in fact mention on page 183, column 2, third paragraph that stride prediction is used. One will notice, however, that in this same paragraph Lipasti speaks of silent stores and how a tagged last value predictor's limit is reached by these silent store and thus a stride predictor is used that can more accurately predict all stores including silent stores. Therefore, this stride predictor is a silent store predictor.

d. Yoaz has shown in column 2, lines 58-63 that his method is able to execute more load instructions out of order (based on the predictor) for faster processor operations. These faster processor operations would have motivated one of ordinary skill in the art to modify the design of Kahle to use the collision history table and predictor described by Yoaz. Page 185, section 3.1 of Lipasti then shows that squashing these silent stores (using prediction as shown in section 3.4 under the perfect method) allows a designer to obtain greater performance from existing structures, or a reduction in size or complexity of the system. This ability to obtain greater performance or reduction in size would have motivated one of ordinary skill in the art to modify the design of Kahle to include the silent store prediction given by Lipasti.

It would have been obvious to one of ordinary skill in the art at the time of invention to modify the design of Kahle to include a predictor having a collision history table as disclosed by Yoaz that predicts silent stores as taught by Lipasti so that processor operations may be sped up and greater performance or smaller area may be realized.

15. In regard to claim 2, Kahle in view of Yoaz and further in view of Lipasti has disclosed the apparatus of claim 1, wherein the predictor is a silent store predictor, as described above.

16. In regard to claim 3, Kahle in view of Yoaz and further in view of Lipasti has disclosed the apparatus of claim 2, as described above, wherein the silent store predictor uses path based indexing and the path is based on branches. Column 5, lines 9-23 of Yoaz shows how the CHT (the predictor) is used. This section shows that the sequence of instructions is based on the correct prediction of branches. As shown in column 4, lines 8-10, the tag of the CHT is the linear instruction pointer. Thus, the predictor is indexed based on the linear sequence of instructions that is used based on branches.

17. In regard to claim 4, Kahle in view of Yoaz and further in view of Lipasti has disclosed the apparatus of claim 3, wherein the silent store predictor is coupled with a state machine. Column 4, lines 43-45 of Yoaz show that the CHT includes prediction bits being either sticky or saturating counters. A saturating counter in itself is a state machine because it varies its state or value based on inputs.

18. In regard to claim 5, Kahle in view of Yoaz and further in view of Lipasti has disclosed the apparatus of claim 4, wherein the state machine is one of a 1-bit, 2-bit,

and a sticky bit. Column 4, lines 43-45 of Yoaz show that the CHT includes prediction bits being either sticky or saturating counters.

19. In regard to claim 6, Kahle in view of Yoaz and further in view of Lipasti has disclosed the apparatus of claim 1, as described above, wherein the predictor is memory dependent. Column 3, lines 54-60 of Yoaz show that predictor is based on memory addresses and thus is memory dependant.

20. In regard to claim 7, Kahle in view of Yoaz and further in view of Lipasti has disclosed the apparatus of claim 1, wherein the extended load buffer comprises bit fields to mark load address match, load data match, load predict, and load flush, and bit fields for load address, load attribute and load data. As described above, there is no reference in the specification for the elements 1110, 1130, 1140, and 1150: the load address match, load data match, and load flush, and load data. Therefore, these fields will be given a reasonable common English meaning. Also, the load attribute field is not defined explicitly and the same rule will be applied to it. As shown in figure 5, the extended load buffer holds a load address. This address is updated as a result of a load instruction or an instruction that was matched as a load. Therefore, this field is also the load address match field. Figure 5 also shows that the table includes a PC field, which gives the age of the instruction. This is load data of a load instruction, which is also a load attribute. Since the data is written there upon realizing that an instruction matches a load instruction, the field is also a load data match. Column 9, lines 10-21 show that a load can be marked upon a match indicating that the load must be re-executed. Since the extended load buffer holds information for the loads, it is clear that

this buffer would then hold the marking bits in such an embodiment as the prediction bits. Since the marking bits set above are marked not only on a match of addresses but also on improper ordering, these bits also signify a load flush because the load and subsequent instructions need to be flushed for re-execution as shown previously.

21. In regard to claim 8, Kahle in view of Yoaz and further in view of Lipasti has disclosed the apparatus of claim 1, as described above, wherein the CHT is one of indexed by a tag and tagless. Yoaz has shown in figure 2A a tagged CHT.

22. In regard to claim 9, Kahle in view of Yoaz and further in view of Lipasti has disclosed the apparatus of claim 1, as described above, wherein the CHT includes distance bits. Yoaz has shown in figure 2D a CHT including distance bits.

23. In regard to claim 10,

a. Kahle discloses an apparatus comprising:

- i. a processor (figure 1) having internal memory (figure 1, element 1);
- ii. a bus coupled to the processor (figure 1, element 2);
- iii. a memory coupled to a memory controller and the processor;

Column 2, line 65 – column 3, line 1 shows a memory used by and thus coupled to the processor. It is inherent that the memory has control logic so that it can be manipulated.

- iv. an extended load buffer; Figure 5 gives a layout of a load queue which is also a buffer.

- v. a marking process; Figure 6, shows in step 4 that a load program number is placed or marked into the load queue (extended load buffer). Therefore a marking unit must exist to perform this marking.
 - vi. a comparing process; Figure 6, step 6 and column 2, lines 56-59 show that a store address is compared to the load addresses of the load buffer. For this comparison to take place a comparison unit must exist.
 - vii. and a recovery process; Figure 6, steps 9 and 10 and column 3, lines 4-11 show that a load instruction must be placed in original order and reexecuted. It is shown that this is because of a conflict that exists and therefore original order must be recovered. This must be accomplished with a recovery unit.
 - viii. wherein unexecuted load instructions are advanced over store instructions. Column 2, lines 56-59 show that load instructions are executed out of order ahead of a store.
- b. Kahle does not disclose a predictor having a collision history table (CHT), said predictor for predicting silent store instructions, or that the extended load buffer is coupled to the predictor.
- c. Yoaz has disclosed a predictor having a collision history table (CHT) (figure 3, element 88). Column 3, lines 50-52 show that the CHT is used for predicting and thus is part of a predictor along with the controller (figure 3, element 102). Figure 3 shows that the CHT or predictor is coupled to a recorder buffer, 94, using some control logic. Column 6, lines 35-36, shows that this

buffer holds entries for load instructions. Yoaz has disclosed in column 3, lines 50-60 that the predictor is used for predicting load instructions so that loads can be executed ahead of stores. Lipasti discusses the notion of a silent store on page 183, column 2, last paragraph. It has the same definition as given by the applicant. Lipasti has shown on page 184, column 1, a set of prediction tables, each of which are store predictors. Lipasti does in fact mention on page 183, column 2, third paragraph that stride prediction is used. One will notice, however, that in this same paragraph Lipasti speaks of silent stores and how a tagged last value predictor's limit is reached by these silent store and thus a stride predictor is used that can more accurately predict all stores including silent stores. Therefore, this stride predictor is a silent store predictor.

d. Yoaz has shown in column 2, lines 58-63 that his method is able to execute more load instructions out of order (based on the predictor) for faster processor operations. These faster processor operations would have motivated one of ordinary skill in the art to modify the design of Kahle to use the collision history table and predictor described by Yoaz. Page 185, section 3.1 of Lipasti then shows that squashing these silent stores (using prediction as shown in section 3.4 under the perfect method) allows a designer to obtain greater performance from existing structures, or a reduction in size or complexity of the system. This ability to obtain greater performance or reduction in size would have motivated one of ordinary skill in the art to modify the design of Kahle to include the silent store prediction given by Lipasti.

Art Unit: 2183

It would have been obvious to one of ordinary skill in the art at the time of invention to modify the design of Kahle to include a predictor having a collision history table as disclosed by Yoaz that predicts silent stores as taught by Lipasti so that processor operations may be sped up and greater performance or smaller area may be realized.

24. In regard to claim 11, Kahle in view of Yoaz and further in view of Lipasti has disclosed the apparatus of claim 10, wherein the predictor is a silent store predictor, as described above.

25. In regard to claim 12, Kahle in view of Yoaz and further in view of Lipasti has disclosed the apparatus of claim 11, as described above, wherein the silent store predictor uses path based indexing and the path is based on branches. Column 5, lines 9-23 of Yoaz shows how the CHT (the predictor) is used. This section shows that the sequence of instructions is based on the correct prediction of branches. As shown in column 4, lines 8-10, the tag of the CHT is the linear instruction pointer. Thus, the predictor is indexed based on the linear sequence of instructions that is used based on branches.

26. In regard to claim 13, Kahle in view of Yoaz and further in view of Lipasti has disclosed the apparatus of claim 12, wherein the silent store predictor is coupled with a state machine. Column 4, lines 43-45 of Yoaz show that the CHT includes prediction bits being either sticky or saturating counters. A saturating counter in itself is a state machine because it varies its state or value based on inputs.

27. In regard to claim 14, Kahle in view of Yoaz and further in view of Lipasti has disclosed the apparatus of claim 13, wherein the state machine is one of a 1-bit, 2-bit,

Art Unit: 2183

and a sticky bit. Column 4, lines 43-45 of Yoaz show that the CHT includes prediction bits being either sticky or saturating counters.

28. In regard to claim 15, Kahle in view of Yoaz and further in view of Lipasti has disclosed the apparatus of claim 10, as described above, wherein the predictor is memory dependent. Column 3, lines 54-60 of Yoaz show that predictor is based on memory addresses and thus is memory dependant.

29. In regard to claim 16, Kahle in view of Yoaz and further in view of Lipasti has disclosed the apparatus of claim 10, wherein the extended load buffer comprises bit fields to mark load address match, load data match, load predict, and load flush, and bit fields for load address, load attribute and load data. As described above, there is no reference in the specification for the elements 1110, 1130, 1140, and 1150: the load address match, load data match, and load flush, and load data. Therefore, these fields will be given a reasonable common English meaning. Also, the load attribute field is not defined explicitly and the same rule will be applied to it. As shown in figure 5, the extended load buffer holds a load address. This address is updated as a result of a load instruction or an instruction that was matched as a load. Therefore, this field is also the load address match field. Figure 5 also shows that the table includes a PC field, which gives the age of the instruction. This is load data of a load instruction, which is also a load attribute. Since the data is written there upon realizing that an instruction matches a load instruction, the field is also a load data match. Column 9, lines 10-21 show that a load can be marked upon a match indicating that the load must be re-executed. Since the extended load buffer holds information for the loads, it is clear that

this buffer would then hold the marking bits in such an embodiment as the prediction bits. Since the marking bits set above are marked not only on a match of addresses but also on improper ordering, these bits also signify a load flush because the load and subsequent instructions need to be flushed for re-execution as shown previously.

30. In regard to claim 17, Kahle in view of Yoaz and further in view of Lipasti has disclosed the apparatus of claim 10, as described above, wherein the CHT is one of indexed by a tag and tagless. Yoaz has shown in figure 2A a tagged CHT.

31. In regard to claim 18, Kahle in view of Yoaz and further in view of Lipasti has disclosed the apparatus of claim 10, as described above, wherein the CHT includes distance bits. Yoaz has shown in figure 2D a CHT including distance bits.

32. Claims 19-26 are rejected under 35 U.S.C. 103(a) as being unpatentable over Kahle in view of Lipasti (On the Value Locality of Store Instructions).

33. In regard to claim 19,

- a. Kahle discloses a method comprising:
 - i. fetching an instruction (figure 6, step 1) and determining if an instruction is one of a store and a load (figure 6, step 3);
 - ii. executing the store instruction (figure 6, step 5);
 - iii. comparing an address and data of the store with load instructions in an extended load buffer (figure 6, steps 6 and 8); Figure 5 gives a layout of the load queue used in figure 6 to hold load information. This queue is also a buffer. The PC value indicates a program number for comparison of age of the instructions and thus is data of the instructions.

- iv. setting marking bits in the extended load buffer if a match is found in the comparing; Column 9, lines 10-21 show that a load can be marked upon a match indicating that the load must be re-executed. Since the extended load buffer holds information for the loads, it is clear that this buffer would then hold the marking bits in such an embodiment.
 - v. updating a memory with store instruction if the store instruction can be retired; Column 6, lines 37-39 show that the memory is updated when the result of a store is committed or retired.
 - vi. and bypassing a silent store instruction and executing the load instruction if the instruction is a load. Column 2, lines 56-59 show that load instructions are executed out of order ahead of a store. Since load instructions can be advanced past any store, they will also be advanced past silent stores.
- b. Kahle does not disclose performing a silent store prediction if the instruction is a store;
- c. Lipasti discusses the notion of a silent store on page 183, column 2, last paragraph. It has the same definition as given by the applicant. Lipasti has shown on page 184, column 1, a set of prediction tables, each of which are store predictors. Lipasti does in fact mention on page 183, column 2, third paragraph that stride prediction is used. One will notice, however, that in this same paragraph Lipasti speaks of silent stores and how a tagged last value predictor's limit is reached by these silent store and thus a stride predictor is used that can

more accurately predict all stores including silent stores. Therefore, this stride predictor is a silent store predictor.

d. Page 185, section 3.1 then shows that squashing these silent stores (using prediction as shown in section 3.4 under the perfect method) allows a designer to obtain greater performance from existing structures, or a reduction in size or complexity of the system. This ability to obtain greater performance or reduction in size would have motivated one of ordinary skill in the art to modify the design of Kahle to include the silent store prediction given by Lipasti.

It would have been obvious to one of ordinary skill in the art at the time of invention to modify the design of Kahle to include the silent store prediction of Lipasti so that greater performance or size or complexity reduction can be realized.

34. In regard to claim 20, Kahle in view of Lipasti has disclosed the method of claim 19, as described above, further comprising preparing the load instruction for retirement, if the load instruction is complete, and determining if the load instruction is marked flush in the extended load buffer. Column 6, lines 20-24 of Kahle show that a load is committed or retired. In preparation for this, the address and program number are removed from the load queue. Since the marking bits set above are marked not only on a match of addresses but also on improper ordering, these bits also signify a load flush because the load and subsequent instructions need to be flushed for re-execution as shown previously.

35. In regard to claim 22, Kahle in view of Lipasti discloses the method of claim 19, wherein the memory is a cache. As shown in column 6, lines 37-39 of Kahle, the

completed store operation writes to a memory via a cache, thus the operation writes to the cache memory as well as a memory.

36. In regard to claim 23,

- a. Kahle discloses a program storage device readable by a machine comprising instructions that cause the machine to:
 - i. fetch an operation (figure 6, step 1) and determining if an instruction is one of a store and a load (figure 6, step 3);
 - ii. execute the store instruction (figure 6, step 5);
 - iii. compare an address and data of the store operation with load operations in an extended load buffer (figure 6, steps 6 and 8); Figure 5 gives a layout of the load queue used in figure 6 to hold load information. This queue is also a buffer. The PC value indicates a program number for comparison of age of the instructions and thus is data of the instructions.
 - iv. setting marking bits in the extended load buffer if a match is found in the compare instruction; Column 9, lines 10-21 show that a load can be marked upon a match indicating that the load must be re-executed. Since the extended load buffer holds information for the loads, it is clear that this buffer would then hold the marking bits in such an embodiment.
 - v. update a memory with store operation if the store operation can be retired; Column 6, lines 37-39 show that the memory is updated when the result of a store is committed or retired.

- vi. and bypass a store instruction and execute the load instruction if the instruction is a load. Column 2, lines 56-59 show that load instructions are executed out of order ahead of a store. Since load instructions can be advanced past any store, they will also be advanced past silent stores.
- b. Kahle does not disclose performing a silent store prediction if the instruction is a store;
- c. Lipasti discusses the notion of a silent store on page 183, column 2, last paragraph. It has the same definition as given by the applicant. Lipasti has shown on page 184, column 1, a set of prediction tables, each of which are store predictors. Lipasti does in fact mention on page 183, column 2, third paragraph that stride prediction is used. One will notice, however, that in this same paragraph Lipasti speaks of silent stores and how a tagged last value predictor's limit is reached by these silent store and thus a stride predictor is used that can more accurately predict all stores including silent stores. Therefore, this stride predictor is a silent store predictor.
- d. Page 185, section 3.1 then shows that squashing these silent stores (using prediction as shown in section 3.4 under the perfect method) allows a designer to obtain greater performance from existing structures, or a reduction in size or complexity of the system. This ability to obtain greater performance or reduction in size would have motivated one of ordinary skill in the art to modify the design of Kahle to include the silent store prediction given by Lipasti.

It would have been obvious to one of ordinary skill in the art at the time of invention to modify the design of Kahle to include the silent store prediction of Lipasti so that greater performance or size or complexity reduction can be realized.

37. In regard to claim 24, Kahle in view of Lipasti has disclosed the method of claim 23, as described above, wherein the instructions further cause the machine to prepare the load operation for retirement if the load instruction is complete, and determining if the load operation is marked flush in the extended load buffer. Column 6, lines 20-24 of Kahle show that a load is committed or retired. In preparation for this, the address and program number are removed from the load queue. Since the marking bits set above are marked not only on a match of addresses but also on improper ordering, these bits also signify a load flush because the load and subsequent instructions need to be flushed for re-execution as shown previously.

38. In regard to claim 26, Kahle in view of Lipasti discloses the program storage device of claim 23, wherein the memory is a cache. As shown in column 6, lines 37-39 of Kahle, the completed store operation writes to a memory via a cache, thus the operation writes to the cache memory as well as a memory.

39. Claims 21 and 25 are rejected under 35 U.S.C. 103(a) as being unpatentable over Kahle in view of Lipasti as applied to claims 19-20, 22-24, and 26 above, and further in view of Yoaz.

40. In regard to claim 21,

- a. Kahle in view of Lipasti has disclosed the method of claim 19, as shown above,

Art Unit: 2183

b. Kahle in view of Lipasti does not disclose wherein the predicting includes marking bits in a collision history table (CHT).

c. Yoaz has disclosed a wherein the predicting includes marking bits in a collision history table (CHT) (figure 3, element 88). Column 3, lines 50-52 show that the CHT is used for predicting. Column 5, lines 57-67, show updating or marking the CHT.

d. Yoaz has shown in column 2, lines 58-63 that his method is able to execute more load instructions out of order (based on the predictor) for faster processor operations. These faster processor operations would have motivated one of ordinary skill in the art to modify the design of Kahle in view of Lipasti to use the collision history table and predictor described by Yoaz.

It would have been obvious to one of ordinary skill in the art at the time of invention to modify the design of Kahle in view of Lipasti to include the collision history table predictor disclosed by Yoaz so that processor operations may be sped up.

41. In regard to claim 25,

a. Kahle in view of Lipasti has disclosed the method of claim 23, as shown above,

b. Kahle in view of Lipasti does not disclose wherein the instruction that causes the machine to predict silent stores includes an instruction that causes the machine to mark bits in a collision history table (CHT).

c. Yoaz has disclosed a wherein the instruction that causes the machine to predict silent stores includes an instruction that causes the machine to mark bits

in a collision history table (CHT) (figure 3, element 88). Column 3, lines 50-52 show that the CHT is used for predicting. Column 5, lines 57-67, show updating or marking the CHT.

d. Yoaz has shown in column 2, lines 58-63 that his method is able to execute more load instructions out of order (based on the predictor) for faster processor operations. These faster processor operations would have motivated one of ordinary skill in the art to modify the design of Kahle in view of Lipasti to use the collision history table and predictor described by Yoaz.

It would have been obvious to one of ordinary skill in the art at the time of invention to modify the design of Kahle in view of Lipasti to include the collision history table predictor disclosed by Yoaz so that processor operations may be sped up.

Response to Arguments

42. Applicant's arguments with respect to claims 1-18 have been considered but are moot in view of the new ground(s) of rejection.

43. Applicant's arguments, see page 13, filed 17 February 2004, with respect to the rejection(s) of claim(s) 19-26 not having the proper grounds of rejection, have been fully considered and are persuasive. Therefore, the rejection has been withdrawn.

However, upon further consideration, a new ground(s) of rejection is made in view of Kahle in view of Lipasti.

44. As shown above in the art rejections, Lipasti does in fact teach silent store prediction. Page 185, section 3.1 of Lipasti shows that squashing these silent stores (using prediction as shown in section 3.4 under the perfect method) allows a designer to

obtain greater performance from existing structures, or a reduction in size or complexity of the system. This ability to obtain greater performance or reduction in size would have motivated one of ordinary skill in the art to modify the design of Kahle to include the silent store prediction given by Lipasti.

Conclusion

45. The following is text cited from 37 CFR 1.111(c): In amending in reply to a rejection of claims in an application or patent under reexamination, the applicant or patent owner must clearly point out the patentable novelty which he or she thinks the claims present in view of the state of the art disclosed by the references cited or the objections made. The applicant or patent owner must also show how the amendments avoid such references or objections.

46. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. The references cited in the previous Office Action remain pertinent and are cited herein as such.


Any inquiry concerning this communication or earlier communications from the examiner should be directed to Shane F Gerstl whose telephone number is (703)305-7305. The examiner can normally be reached on M-F 6:45-4:15 (First Friday Off).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Eddie Chan can be reached on (703)305-9712. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Shane F Gerstl
Examiner
Art Unit 2183

SFG
April 30, 2004



EDDIE CHAN
SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2100